

Product Specification For LCD Module

Model NO.: CNKO0960-18225B1-W

CUSTOMERITEM NO.:

REVISION: A

□ APPROVAL FOR SPECIFICATIONS ONLY

APPROVAL FOR SPECIFICATIONS AND SAMPLE

CUSTOMER: APPROVED BY:

CNK LCM R&D CENTER						
APPROVED BY	CHECKED BY	PREPARED BY				
432	最长的					
DIRECTOR	MANAGER	Engineer				

深圳市希恩凯电子有限公司

SHEN ZHEN CNK ELECTRONICS CO., LTD

地 址: 惠州市惠阳区西湖村铭仕工业园 2 栋 1-2 楼

电话: 0752-3556001 传真: 0752-3556004

http://www.szcnk.com

PRODUCT CONTENTS

- PHYSICAL DATA
- ABSOLUTE MAXIMUM RATINGS
- EXTERNAL DIMENSIONS
- ELECTRICAL CHARACTERISTICS
- TIMING OF POWER SUPPLY
- ELECTRO-OPTICAL CHARACTERISTICS
- INTERFACE PIN CONNECTIONS
- COMMAND TABLE
- INITIALIZATION CODE
- SCHEMATIC EXAMPLE
- RELIABILITY TESTS
- OUTGOING QUALITY CONTROL SPECIFICATION
- CAUTIONS IN USING OLED MODULE



REVISION HISTORY

Rev.	Contents	Date

■ PHYSICAL DATA

No.	Items:	Specification:	Unit
1	Diagonal Size	0.96	Inch
2	Resolution	128(H) x 64(V)	Dots
3	Active Area	21.740(W) x 11.175(H)	mm²
4	Outline Dimension (Panel)	26.70(W) x 19.26(H)	mm ²
5	Pixel Pitch	0.170(W) x 0.175(H)	mm ²
6	Pixel Size	0.150(W) x 0.150(H)	mm ²
7	Driver IC	SSD1306BZ	-
8	Display Color	White	-
9	Gray scale	1	Bit
10	Interface	Parallel/Serial/IIC	-
11	IC package type	COG	-
12	Thickness	(1.55)	mm
13	Weight	TBD	g
14	Duty	1/64	-

■ ABSOLUTE MAXIMUM RATINGS


Unless otherwise specified, (Voltage Referenced to V_{SS}) ($Ta = 25 \,^{\circ}\text{C}$)

Ite	ems	Symbol	Min	Тур.	Max	Unit
~ 1	Logic	$ m V_{DD}$	-0.3	-	4.0	V
Supply Voltage	Logic	V_{BAT}	-0.3		5.0	V
	Driving	V_{CC}	0	-	16.0	V
Operating Temperature		Тор	-20	-	70	$^{\circ}$ C
Storage Temperature		Tst	-30	- 80		$^{\circ}$
Humidity		-	-	-	90	%RH

NOTE:

Permanent device damage may occur if **ABSOLUTE MAXIMUM RATINGS** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ EXTERNAL DIMENSIONS



■ ELECTRICAL CHARACTERISTICS

♦DC Characteristics

Condition(Unless otherwise specified): Voltage referenced to V_{SS} ; $V_{DD}=1.65V$ to 3.3V; $Ta=25^{\circ}C$

	Items	Symbol	Min	Тур.	Max	Unit
	Logic	$V_{ m DD}$	1.65	3.0	3.3	V
Supply Voltage	Charge Pump Regulator Supply Voltage	$ m V_{BAT}$	2.2	-	4.2	V
	Operating	V_{CC}	7.0	9.0	15.0	V
Input	High Voltage	V_{IH}	$0.8 \times V_{DD}$	-	-	V
Voltage	Low Voltage	V _{IL}	-	-	0.2 x V _{DD}	V
Output	High Voltage	V_{OH}	0.9 x V _{DD}	-	-	V
Voltage	Low Voltage	V_{OL}	-	-	0.1 x V _{DD}	V

♦AC Characteristics


1. 6800 Series MPU Parallel Interface Timing Characteristics

6800-Series MCU Parallel Interface Timing Characteristics

 $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_A = 25^{\circ}C)$

Symbol	Parameter	Min	Тур	Max	Unit
$t_{\rm cycle}$	Clock Cycle Time	300	-	-	ns
t_{AS}	Address Setup Time	5	-	-	ns
t_{AH}	Address Hold Time	0	-	-	ns
$t_{ m DSW}$	Write Data Setup Time	40	-	-	ns
$t_{ m DHW}$	Write Data Hold Time	7	-	-	ns
$t_{ m DHR}$	Read Data Hold Time	20	-	-	ns
t_{OH}	Output Disable Time	-	-	70	ns
t _{ACC}	Access Time	-	-	140	ns
PW_{CSL}	Chip Select Low Pulse Width (read) Chip Select Low Pulse Width (write)	120 60	-	-	ns
PW _{CSH}	Chip Select High Pulse Width (read) Chip Select High Pulse Width (write)	60 60	-	-	ns
t_R	Rise Time	-	-	40	ns
$t_{\rm F}$	Fall Time	-	-	40	ns

6800-series MCU parallel interface characteristics




2. 8080 Series MPU Parallel Interface Timing Characteristics


 $(V_{DD}-V_{SS}=1.65V \text{ to } 3.3V, T_A=25^{\circ}C)$

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	-	ns
t_{AS}	Address Setup Time	10	-	-	ns
t_{AH}	Address Hold Time	0	-	-	ns
$t_{ m DSW}$	Write Data Setup Time	40	-	-	ns
$t_{ m DHW}$	Write Data Hold Time	7	-	-	ns
$t_{ m DHR}$	Read Data Hold Time	20	-	-	ns
t_{OH}	Output Disable Time	•	-	70	ns
t_{ACC}	Access Time	-	-	140	ns
t_{PWLR}	Read Low Time	120	-	-	ns
$t_{ m PWLW}$	Write Low Time	60	-	-	ns
t_{PWHR}	Read High Time	60	-	-	ns
t_{PWHW}	Write High Time	60	-	-	ns
t_R	Rise Time	-	-	40	ns
t_{F}	Fall Time	-	-	40	ns
t_{CS}	Chip select setup time	0	-	-	ns
t_{CSH}	Chip select hold time to read signal	0	-	-	ns
t_{CSF}	Chip select hold time	20	-	-	ns

8080-series parallel interface characteristics

Write Cycle







3. 4-wire Serial Interface Timing Characteristics

 $(V_{DD} - V_{SS}=1.65V \text{ to } 3.3V, T_A=25^{\circ}C)$

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	100	-	-	ns
t_{AS}	Address Setup Time	15	-	-	ns
t_{AH}	Address Hold Time	15	-	-	ns
t_{CSS}	Chip Select Setup Time	20	-	-	ns
t_{CSH}	Chip Select Hold Time	10	-	-	ns
$t_{ m DSW}$	Write Data Setup Time	15	-	-	ns
$t_{ m DHW}$	Write Data Hold Time	15	-	-	ns
$t_{ m CLKL}$	Clock Low Time	20	-	-	ns
t_{CLKH}	Clock High Time	20	-	-	ns
t_R	Rise Time	-	-	40	ns
$t_{\rm F}$	Fall Time	-	-	40	ns

4-wire Serial interface characteristics







4. 3-wire Serial Interface Timing Characteristics 3-wire Serial Interface Timing Characteristics

Symbol	Parameter	Min	Тур	Max	Unit
$t_{ m cycle}$	Clock Cycle Time	100	-	-	ns
t_{CSS}	Chip Select Setup Time	20	-	-	ns
t_{CSH}	Chip Select Hold Time	10	-	-	ns
$t_{ m DSW}$	Write Data Setup Time	15	-	-	ns
$t_{ m DHW}$	Write Data Hold Time	15	-	-	ns
$t_{ m CLKL}$	Clock Low Time	20	-	-	ns
t_{CLKH}	Clock High Time	20	-	-	ns
t_R	Rise Time	-	-	40	ns
$t_{\rm F}$	Fall Time	-	-	40	ns

3-wire Serial interface characteristics






5. I² C Interface Timing Characteristics:

 $(V_{DD} - V_{SS} = 1.65 V \text{ to } 3.3 V \text{ , } T_A = 25 ^{\circ}\text{C})$

Symbol	Parameter	Min	Тур	Max	Unit
$t_{ m cycle}$	Clock Cycle Time	2.5	-	-	us
t _{HSTART}	Start condition Hold Time	0.6	-	-	us
$t_{ m HD}$	Data Hold Time (for "SDA _{OUT} " pin)	0	-	-	ns
	Data Hold Time (for "SDA _{IN} " pin)	300	-	-	ns
$t_{ m SD}$	Data Setup Time	100	-	-	ns
t _{sstart}	Start condition Setup Time (Only relevant for a repeated Start condition)	0.6	-	-	us
t_{SSTOP}	Stop condition Setup Time	0.6	-	-	us
$t_{\rm R}$	Rise Time for data and clock pin	-	-	300	ns
t_{F}	Fall Time for data and clock pin	-	-	300	ns
$t_{ m IDLE}$	Idle Time before a new transmission can start	1.3	-	-	us

I² C interface Timing characteristics




■ TIMING OF POWER SUPPLY

Power ON and OFF sequence with External V_{CC}

Power ON sequence:

- 1. Power ON V_{DD}
- 2. After V_{DD} become stable, set RES# pin LOW (logic low) for at least 3us (t₁) (4) and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 3us (t_2). Then Power ON V_{CC} ⁽¹⁾
- 4. After V_{CC} become stable, send command AFh for display ON. SEG/COM will be ON after 100ms (t_{AF}).


The Power ON sequence



Power OFF sequence:

- Send command AEh for display OFF.
 Power OFF V_{CC}. (1), (2), (3)
- 3. Power OFF V_{DD} after t_{OFF} . (Typical t_{OFF} =100ms)

The Power OFF sequence




- $^{(1)}$ Since an ESD protection circuit is connected between V_{DD} and V_{CC} , V_{CC} becomes lower than V_{DD} whenever V_{DD} is ON and V_{CC} is OFF as shown in the dotted line of V_{CC} in Figure 8-16 and Figure 8-17.
- $^{(2)}$ V_{CC} should be kept float (i.e. disable) when it is OFF.
- $^{(3)}$ Power Pins $(V_{DD}$, $V_{CC})$ can never be pulled to ground under any circumstance.
- (4) The register values are reset after t₁.
- $^{(5)}$ V_{DD} should not be Power OFF before V_{CC} Power OFF.

Power ON and OFF sequence with Charge Pump Application

Power ON sequence:

- 1. Power ON V_{DD}
- 2. Wait for t_{ON} . Power ON V_{BAT} . (where Minimum $t_{ON} = 0$ ms)
- 3. After V_{BAT} become stable, set RES# pin LOW (logic low) for at least 3us (t₁) ⁽³⁾ and then HIGH (logic high).
- 4. After set RES# pin LOW (logic low), wait for at least 3us (t₂). Then input commands with below sequence:
 - a. 8Dh 14h for enabling charge pump
 - b. AFh for display ON
- 5. SEG/COM will be ON after 100ms (t_{AF}).


The Power ON sequence with Charge Pump Application



Power OFF sequence:

- 1. Send command AEh for display OFF
- 2. Send command 8Dh 10h to disable charge pump
- 3. Power OFF V_{BAT} after t_{OFF} . (1), (2) (Typical $t_{OFF} = 100 \text{ms}$)
- 4. Power OFF V_{DD} after t_{OFF2} . (where Minimum $t_{OFF2} = 0 \text{ms}^{(4)}$, Typical $t_{OFF2} = 5 \text{ms}$)

The Power OFF sequence with Charge Pump Application



Note:

- (1) V_{BAT} should be kept float (i.e. disable) when it is OFF.
- Power Pins (V_{DD}, V_{BAT}) can never be pulled to ground under any circumstance.
- $^{(3)}$ The register values are reset after t_1 .
- $^{(4)}$ V_{DD} should not be Power OFF before V_{BAT} Power OFF

■ ELECTRO-OPTICAL CHARACTERISTICS (Ta=25°C)

Items		Symbol	Min.	Тур.	Max.	Unit	Remark
Operating Lumin	nance	L	70	90	-	cd /m ²	All pixels ON
Power Consump	ption	P	-	30	45	mW	30% pixels ON
Frame Freque	ncy	Fr	-	100	-	Hz	-
Color Coordinate	White	CIE x	0.22	0.26	0.30	CIE1931	Darkroom
Color Coordinate	white	CIE y	0.25	0.29	0.33	CIE1931	Darkfoom
Pagnanga Tima	Rise	Tr	-	1	0.02	ms	-
Response Time	Decay	Td	-	1	0.02	ms	-
Contrast Ratio*		Cr	10000:1	-	-	-	Darkroom
Viewing Angle Uniformity		Δθ	160		-	Degree	-
Operating Life T	ime*	Тор	24,000	-	-	Hours	L=90cd/m ²

Note:

- 1. 90cd/m2 is based on VDD=3.0V, VCC=9.0V, contrast command setting 0x80;
- 2. **Contrast ratio** is defined as follows:

3. **Life Time** is defined when the Luminance has decayed to less than 50% of the initial Luminance specification. (Odd and even chess board alternately displayed) (The initial value should be closed to the typical value after adjusting.)

■ INTERFACE PIN CONNECTIONS

No.	Symbol	Description
1	NC(GND)	No connection.
2	C2P	C1D/C1N Din for charge numn conscitor. Connect to each other with a
3	C2N	C1P/C1N-Pin for charge pump capacitor; Connect to each other with a capacitor.
4	C1P	C2P/C2N-Pin for charge pump capacitor; Connect to each other with a
5	C1N	capacitor.
6	VBAT	Power supply for charge pump regulator circuit.
7	NC	No connection.
8	VSS	This is a ground pin.
9	VDD	Power supply pin for core logic operation.
10	BS0	
11	BS1	MCU bus interface selection pins. Please refer the table below for the details of setting.
12	BS2	or seeming.
13	CS#	This is the chip select input.(active LOW).
14	RES#	Reset signal input. When the pin is pulled LOW, initialization of the chip is excute. Keep this pin HIGH(i.e connect to VDD)during normal operation
15	D/C#	This is Data/Command control pin. When it is pulled HIGH (i.e. connect to VDD), the data at D[7:0] is treated as data. When it is pulled LOW, the data at D[7:0] will be transferred to the command register. In I2C mode, this pin acts as SA0 for slave address selection. When 3-wire serial interface is selected, this pin must be connected to VSS.
16	R/W#	This is read / write control input pin connecting to the MCU interface. When interfacing to a 6800-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH (i.e. connect to VDD) and write mode when LOW. When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I2C interface is selected, this pin must be connected to VSS.

17	E/RD#	When interfacing to a 6800-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH (i.e. connect to VDD) and the chip is selected. When connecting to an 8080-series microprocessor, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I2C interface is selected, this pin must be connected to VSS.
18 - 25	D0-D7	These are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial interface mode is selected, D0 will be the serial clock input: SCLK; D1 will be the serial data input: SDIN and D2 should be kept NC. When I2C mode is selected, D2, D1 should be tied together and serve as SDAout, SDAin in application and D0 is the serial clock input, SCL.
26	IREF	This is segment output current reference pin. A resistor should be connected between this pin and VSS to maintain the IREF current at 12.5 uA.
27	VCOMH	The pin for COM signal deselected voltage level. A capacitor should be connected between this pin and VSS.
28	VCC	Power supply for panel driving voltage. This is also the most positive power voltage supply pin. When charge pump is enabled, a capacitor should be connected between this pin and VSS.
29	VLSS	This is an analog ground pin. It should be connected to VSS externally.
30	NC(GND)	No connection

MCU Bus Interface Pin Selection

SSD1306 Pin Name	I ² C Interface	6800-parallel interface (8 bit)	8080-parallel interface(8 bit)	4-wire Serial interface	3-wire Serial interface
BS0	0	0	0	0	1
BS1	1	0	1	0	0
BS2	0	1	1	0	0

 $\begin{array}{l} \textbf{Note} \\ ^{(1)} \ 0 \ \text{is connected to} \ V_{SS} \\ ^{(2)} \ 1 \ \text{is connected to} \ V_{DD} \end{array}$

Status	VBAT	V _{DD}	Vcc
Enable Charge pump	Connect to external VBAT source	Connect to external VDD source	A capacitor should be connected between this pin and VSS
Disable Charge pump	Keep float	Connect to external VDD source	Connect to external VCC source

■ COMMAND TABLE

(D/C#=0, R/W#(WR#) = 0, E(RD#=1) unless specific setting is stated)

1. Fu	ndamer	ntal C	omma	nd Ta	ıble						
D/C #	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
-	81 A[7:0]	1 A ₇	0 A ₆	0 A ₅	0 A ₄	0 A ₃	0 A ₂	0 A ₁	1 A ₀	Set Contrast Control	Double byte command to select one of the contrast steps. Contrast increases as the value increases. (RESET = 7Fh) A[7:0] valid range: 01h to FFh
0	A4/A5	1	0	1	0	0	1	0	X_0	Entire Display ON	A4h, X ₀ =0b: Resume to RAM content display (RESET) Output follows RAM content A5h, X ₀ =1b: Entire display ON Output ignores RAM content
0	A6/A7	1	0	1	0	0	1	12	$\bigcirc X_0$	Set Normal/Inverse Display	A6h, X[0]=0b: Normal display (RESET) 0 in RAM: OFF in display panel 1 in RAM: ON in display panel A7h, X[0]=1b: Inverse display 0 in RAM: ON in display panel 1 in RAM: OFF in display panel
	AD A[5:4]	1 0	0	1 A ₅	0 A ₄	1 0	0	0	0	Internal IREF Setting	Select external or internal I _{REF} : A[4] = '0': Select external I _{REF} (RESET) A[4] = '1': Enable internal I _{REF} during display ON Internal I _{REF} value setting: A[5] = '0': Internal I _{REF} setting: 19uA, output a maximum I _{SEG} =150uA (RESET) A[5] = '1': Internal I _{REF} setting: 30uA, output a maximum I _{SEG} =240uA Note (1) Refer to section 7.8 for details.
0	AE/AF	1	0	1	0	1	1	1	X_0	Set Display ON/OFF	AEh, X[0]=0b:Display OFF (sleep mode) (RESET) AFh X[0]=1b:Display ON in normal mode
0	E3	1	1	1	0	0	0	1	1	NOP	Command for no operation

2	Scrolling	Com	mand	Tah	ام						
						D3	D2	D1	D0	Command	Description
0	26/27	0	0	1	0	0	1	1	X_0	Continuous	26h, X[0]=0, Right Horizontal Scroll
0	A[7:0]		0	0	0	0	0	0	0	Horizontal Scroll	
0	B[2:0]	*	*	*	*	*	B_2	\mathbf{B}_1	B_0	Setup	(Horizontal scroll by 1 column)
0	C[2:0]	*	*	*	*	*	C_2	C_1	C_0	Setup	
0			*	*	*	*	D_2	D_1	D_0		A[7:0]: Dummy byte (Set as 00h)
0	D[2:0] E[7:0]	*	E ₆	E ₅	E ₄	E_3	E_2	E_1	E_0		
0	F[7:0]	*	F_6	F ₅	F ₄	F ₃	F_2	F_1	F_0		B[2:0] : Define start page address
U	1 [7.0]		1.6	1.2	1.4	1.3	1.5	1.1	1.0		000b – PAGE0 011b – PAGE3 110b – PAGE6
											001b – PAGE1 100b – PAGE4 111b – PAGE7
											010b – PAGE2 101b – PAGE5
											C[2:0] : Set time interval between each scroll step in
											terms of frame frequency
											000b – 6 frames 100b – 3 frames
											001b – 32 frames 101b – 4 frames
											010b – 64 frames 110b – 5 frame
											011b – 128 frames 111b – 2 frame
											D[2:0] : Define end page address
											000b – PAGE0 011b – PAGE3 110b – PAGE6
											001b – PAGE1 100b – PAGE4 111b – PAGE7
											010b – PAGE2 101b – PAGE5
											E[6:0] : Define start column address (RESET = 00h)
											F[6:0] : Define end column address (RESET = 7Fh)
											Notes:
											(1) The value of D[2:0] must be larger than or equal to
											B[2:0]
											(2) The value of F[6:0] must be larger than or equal to E[6:0]
											2[0.0]

2. Sc :	rolling (Com	mand	Tab	le						
D/C #		D7			D4	D3	D2	D1	D0	Command	Description
0	29/2A	0	0	1	0	1	0	X_1	X_0	Continuous	29h, X ₁ X ₀ =01b : Vertical and Right Horizontal Scroll
0	A[2:0]	0	0	0	0	0	0	0	0	Vertical and	2Ah, $X_1X_0=10b$: Vertical and Left Horizontal Scroll
0	B[2:0]	*	*	*	*	*	B_2	\mathbf{B}_1	B_0	Horizontal Scroll	(Horizontal scroll by 1 column)
ŏ	C[2:0]	*	*	*	*	*	C_2	C_1	C_0	Setup	
0	D[2:0]	*	*	*	*	*	D_2	D_1	D_0	F	A[7:0] : Dummy byte
0	E[5:0]	*	*	E_5	E_4	E ₃	E_2	E_1	E_0		
Ü	L[3.0]			LS	124	123	12	L	L0		B[2:0] : Define start page address
											000b – PAGE0 011b – PAGE3 110b – PAGE6
											001b - PAGE1 100b - PAGE4 111b - PAGE7
											010b – PAGE2 101b – PAGE5
											C[2:0] : Set time interval between each scroll step in
											terms of frame frequency
											000b - 6 frames $100b - 3$ frames
											001b – 32 frames 101b – 4 frames
											010b – 64 frames 110b – 5 frame
											011b – 128 frames 111b – 2 frame
											3330 33000 3330
											D[2:0] : Define end page address
											000b – PAGE0 011b – PAGE3 110b – PAGE6
											001b – PAGE1 100b – PAGE4 111b – PAGE7
											010b – PAGE2 101b – PAGE5
											The value of D[2:0] must be larger or equal
											to B[2:0]
											E[5:0]: Vertical scrolling offset
											e.g. E[5:0]= 01h refer to offset =1 row
											E[5:0] = 3Fh refer to offset = 63 rows
											Note
											(1) No continuous vertical scrolling is available.
	2.5				0	-	1	1		D (1) 11	
U	2E	0	0	1	0	1	1	1	0	Deactivate scroll	Stop scrolling that is configured by command
											26h/27h/29h/2Ah.
											Nista
											Note (1) After conding 2Fb command to descrive to the sevelling
											(1) After sending 2Eh command to deactivate the scrolling action, the ram data needs to be rewritten.
											action, the fam data needs to be rewritten.
0	2F	0	0	1	0	1	1	1	1	Activate scroll	Start scrolling that is configured by the scrolling setup

2. Scr	olling	Com	mand	Tab	le						
D/C#					_	D3	D2	D1	D0	Command	Description
											commands:26h/27h/29h/2Ah with the following valid sequences: Valid command sequence 1: 26h;2Fh. Valid command sequence 2: 27h;2Fh. Valid command sequence 3: 29h;2Fh. Valid command sequence 4: 2Ah;2Fh. For example, if "26h; 2Ah; 2Fh." commands are issued, the setting in the last scrolling setup command, i.e. 2Ah in this case, will be executed. In other words, setting in the last scrolling setup command overwrites the setting in the previous scrolling setup commands.
0	A3 A[5:0] B[6:0]	1 * *	0 * B ₆	1 A ₅ B ₅	0 A ₄ B ₄	0 A ₃ B ₃	0 A ₂ B ₂	1 A ₁ B ₁	$\begin{array}{c} 1 \\ A_0 \\ B_0 \end{array}$	Area	lA[5:0]: Set No. of rows in top fixed area. The No. of rows in top fixed area is referenced to the top of the GDDRAM (i.e. row 0).[RESET = 0] B[6:0]: Set No. of rows in scroll area. This is the number of rows to be used for vertical scrolling. The scroll area starts in the first row below the top fixed area. [RESET = 64] Note (1) A[5:0]+B[6:0] <= MUX ratio (2) B[6:0] <= MUX ratio (3a) Vertical scrolling offset (E[5:0] in 29h/2Ah) < B[6:0] (3b) Set Display Start Line (X ₅ X ₄ X ₃ X ₂ X ₁ X ₀ of 40h~7Fh) < B[6:0] (4) The last row of the scroll area shifts to the first row of the scroll area. (5) For 64d MUX display A[5:0] = 0, B[6:0] = 64: whole area scrolls A[5:0] + B[6:0] < 64: central area scrolls A[5:0] + B[6:0] = 64: bottom area scrolls
0 0 0 0	2C/2D A[7:0] B[2:0] C[7:0] D[2:0] E[7:0]		0 0 * * * E ₆	1 0 * * E ₅	0 0 * * E ₄	1 0 * * E ₃	$\begin{array}{ c c } & 1 & \\ & 0 & \\ & B_2 & \\ & 0 & \\ & D_2 & \\ & E_2 & \end{array}$	$\begin{array}{c} 0 \\ 0 \\ B_1 \\ 0 \\ D_1 \\ E_1 \end{array}$	$\begin{array}{c c} X_0 \\ 0 \\ B_0 \\ 1 \\ D_0 \\ E_0 \end{array}$	Content Scroll Setup	2Ch, X[0]=0, Right Horizontal Scroll by one column 2Dh, X[0]=1, Left Horizontal Scroll by one column A[7:0]: Dummy byte (Set as 00h) B[2:0]: Define start page address

2. Scr	olling	Com	mand	Tab	le						
D/C#						D3	D2	D1	D 0	Command	Description
D/C#						D3 F ₃	D2 F ₂	D1 F ₁	D0 F ₀	Command	Description
											Note (1) The value of D[2:0] must be larger than or equal to B[2:0] (2) The value of F[6:0] must be larger than E[6:0] (3) A delay time of 2 frame frequency must be set if sending the command of 2Ch / 2Dh consecutively

3. A d	ldressin	g Sett	ing C	omma	and Ta	able					
D/C #	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	00~0F	0	0	0	0	X_3	X_2	X_1	X_0	Set Lower Column	Set the lower nibble of the column start address
										Start Address for	register for Page Addressing Mode using X[3:0] as
										Page Addressing	data bits. The initial display line register is reset to
										Mode	0000b after RESET.
											Note
											(1) This command is only for page addressing mode
											This command is only for page addressing mode
0	10~1F	0	0	0	1	X_3	X_2	X_1	X_0	Set Higher Column	Set the higher nibble of the column start address
										Start Address for	register for Page Addressing Mode using X[3:0] as
										Page Addressing	data bits. The initial display line register is reset to
										Mode	0000b after RESET.
											Note
											(1) This command is only for page addressing mode
											This command is only for page addressing mode
0	20	0	0	1	0	0	0	0	0	Set Memory	A[1:0] = 00b, Horizontal Addressing Mode
0	A[1:0]	*	*	*	*	*	*	\mathbf{A}_1	A_0	Addressing Mode	A[1:0] = 01b, Vertical Addressing Mode
											A[1:0] = 10b, Page Addressing Mode (RESET)
											A[1:0] = 11b, Invalid
	21			1	0	0	0	0	-	C + C 1 A 11	
U	21	0	0	I	0	0	0	0	1	Set Column Address	
U	A[6:0]	Ĵ	A_6	A_5	A_4	A_3	A_2	A_1	A_0		A[6:0]: Column start address, range: 0-127d,
μ	B[6:0]	*	B_6	\mathbf{B}_5	B_4	B_3	B_2	\mathbf{B}_1	B_0		(RESET=0d)

3. Ad	dressing	g Sett	ing C	omma	nd Ta	able					
D/C #	Hex	D7	D6	D5	D4	D3	D2	D1	D 0	Command	Description
											B[6:0]: Column end address, range : 0-127d, (RESET =127d) Note (1) This command is only for horizontal or vertical addressing mode.
0 0	22 A[2:0] B[2:0]	0 * *	0 * *	1 * *	0 * *	0 * *	$\begin{matrix} 0 \\ A_2 \\ B_2 \end{matrix}$	1 A ₁ B ₁	$\begin{matrix} 0 \\ A_0 \\ B_0 \end{matrix}$	Set Page Address	Setup page start and end address A[2:0]: Page start Address, range: 0-7d,
0	B0~B7	1	0	1	1	0	X ₂	X ₁	X_0	Set Page Start Address for Page Addressing Mode	Set GDDRAM Page Start Address (PAGE0~PAGE7) for Page Addressing Mode using X[2:0]. Note (1) This command is only for page addressing mode.

4. Ha	rdware	Conf	igura	tion (Panel	resolu	ution	& lay	out re	lated) Command Tab	le
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	40~7F	0	1	X ₅	X ₄	X ₃	X ₂	X ₁	X_0	Set Display Start Line	Set display RAM display start line register from 0-63 using $X_5X_3X_2X_1X_0$. Display start line register is reset to 000000b during RESET.
0	A0/A1	1	0	1	0	0	0	0	X_0	Set Segment Re-map	A0h, X[0]=0b: column address 0 is mapped to SEG0 (RESET) A1h, X[0]=1b: column address 127 is mapped to SEG0
0	A8	1	0	1	0	1	0	0	0	Set Multiplex Ratio	Set MUX ratio to N+1 MUX
0	A[5:0]	*	*	A_5	A_4	A ₃	A_2	A_1	A_0	·	N=A[5:0]: from 16MUX to 64MUX, RESET= 111111b (i.e. 63d, 64MUX) A[5:0] from 0 to 14 are invalid entry.
0	C0/C8	1	1	0	0	X ₃	0	0	0	Set COM Output Scan Direction	C0h, X[3]=0b: normal mode (RESET) Scan from COM0 to COM[N-1] C8h, X[3]=1b: remapped mode. Scan from COM[N-1] to COM0 Where N is the Multiplex ratio.

4. Ha	. Hardware Configuration (Panel resolution & layout related) Command Table										
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D 0	Command	Description
0	D3	1	1	0	1	0	0	1	1	Set Display Offset	Set vertical shift by COM from 0d~63d
0	A[5:0]	*	*	A_5	A_4	A_3	A_2	\mathbf{A}_1	A_0		The value is reset to 00h after RESET.
0	DA	1	1	0	1	1	0	1	0	Set COM Pins	A[4]=0b, Sequential COM pin configuration
0	A[5:4]	0	0	A_5	A_4	0	0	1	0	Hardware	A[4]=1b(RESET), Alternative COM pin
										Configuration	configuration
											A[5]=0b(RESET), Disable COM Left/Right remap
											A[5]=1b, Enable COM Left/Right remap

5. T	iming &	Drivi	ng Sch	neme	Settin	ıg Coı	mman	ıd Tal	ble		
D/C	#Hex	D7	D6	D 5	D4	D3	D2	D1	D0	Command	Description
0	D5 A[7:0]	1 A ₇	1 A ₆	0 A ₅	1 A ₄	0 A ₃	1 A ₂	0 A ₁	1	Set Display Clock Divide Ratio/Oscillator Frequency	A[3:0]: Define the divide ratio (D) of the display clocks (DCLK): Divide ratio= A[3:0] + 1, RESET is 0000b (divide ratio = 1) A[7:4]: Set the Oscillator Frequency, Fosc. Oscillator Frequency increases with the value of A[7:4] and vice versa. RESET is 1000b Range:0000b~1111b. Frequency increases as setting value increases.
0	D9	1	1	0	1	1	0	0	1	Set Pre-charge Period	A[3:0]: Phase 1 period of up to 15 DCLK clocks 0
0	A[7:0]	A ₇	A_6	\mathbf{A}_5	A_4	A_3	A_2	A_1	A_0		is invalid entry (RESET=2h) A[7:4]: Phase 2 period of up to 15 DCLK clocks 0 is invalid entry (RESET=2h)
0	DB	1	1	0	1	1	0	1	1	Set V _{COMH} Deselect	A[5:4] Hex V COMH deselect level
0	A[5:4]	0	0	A ₅	A_4	0	0	0	0	Level	

6.	Adva	nce (Grap	hic C	omn	nand '	Table					
D	C#H	ex	D7	D6	D 5	D4	D3	D2	D1	D 0	Command	Description
0	23	3	0	0	1	0	0	0	1	1	Set Fade	A[5:4] = 00b Disable Fade Out / Blinking Mode[RESET]

6. Ad	vance (Grap	hic C	omm	and '	Table					
D/C #		D7				D3	D2	D1	D 0	Command	Description
0	A[6:0]	*	*	A5	A4	A3	A2	Al	A0	Out and Blinking	A[5:4] = 10b Enable Fade Out mode. Once Fade Mode is enabled, contrast decrease gradually to all pixels OFF. Output follows RAM content when Fade mode is disabled. A[5:4] = 11b Enable Blinking mode. Once Blinking Mode is enabled, contrast decrease gradually to all pixels OFF and than contrast increase gradually to normal display. This process loop continuously until the Blinking mode is disabled. A[3:0] : Set time interval for each fade step A[3:0] Time interval for each fade step Note 0000b 8 Frames 0010b 24 Frames : 1111b 128 Frames Refer to section 9.3.1 for details.
0	D6	1	1	0	1	0	1	1	0	Set Zoom In	A[0] = 0b Disable Zoom in Mode[RESET]
0	A[0]	0	0	0	0	0	0	0	A0		A[0] = 1b Enable Zoom in Mode Note (1) The panel must be in alternative COM pin configuration (command DAh A[4] =1) (2) Refer to section 9.3.2 for details.

D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	n		
)	8D	1	0	0	0	1	1	0	1	Charge	Enable / Di	sable inter	nal charge pun	ıp:
)	A[7:0]	A_7	*	0	1	0	A_2	0	A_0	Pump			charge pump	
										Setting	A[2] = 1b,	Enable c	harge pump	during display on
											A[7] A[0]	Hex code	Charge Pump Mode
											0b	0b	14h	7.5V (RESET)
											0b	1b	15h	6.0V
											1b	0b	94h	8.5V
											1b	1b	95h	9.0V
											command 8Dh ; Cha	sequence rge Pump / 94h / 95	:	abled by the following

Note

(1) "*" stands for "Don't care".

■ INITIALIZATION CODE(External VCC)


```
void Init SSD1306(void)
  Write Command(0xAE);
                                 //Set Display Off
  Write Command(0xD5);
                                 //Display divide ratio/osc. freq. mode
  Write Command(0x80);
  Write Command(0xA8);
                                 //Multiplex ration mode:63
  Write Command(0x3F);
  Write Command(0xD3);
                                 //Set Display Offset
  Write Command(0x00);
  Write Command(0x40);
                                 //Set Display Start Line
  Write Command(0x8D);
                                 //DC-DC Control Mode Set
  Write Command(0x10);
                                 //DC-DC ON/OFF Mode Set
  Write Command(0xA0);
                                 //Segment Remap
  Write Command(0xC0);
                                 //Set COM Output Scan Direction
  Write Command(0xDA);
                                 //Set COM Pins Hardware Configuration
  Write Command(0x12);
  Write Command(0x81);
                                 //Contrast control
  Write Command(CONTRAST);
  Write Command(0xD9);
                                 //Set pre-charge period
  Write Command(0x22);
  Write Command(0xDB);
                                 //VCOM deselect level mode
  Write Command(0x40);
  Write Command(0xA4);
                                 //Set Entire Display On/Off
  Write Command(0xA6);
                                 //Set Normal Display
  ClearRAM();
  Write Command(0xAF);
                                 //Set Display On
```

■ INITIALIZATION CODE(Internal VCC)

```
void Init_SSD1306(void)
  Write Command(0xAE);
                                 //Set Display Off
                                 //Display divide ratio/osc. freq. mode
  Write Command(0xD5);
  Write Command(0x80);
                                 //Multiplex ration mode:63
  Write Command(0xA8);
  Write Command(0x3F);
  Write Command(0xD3);
                                 //Set Display Offset
  Write Command(0x00);
  Write Command(0x40);
                                 //Set Display Start Line
  Write Command(0x8D);
                                 //DC-DC Control Mode Set
  Write Command(0x14);
                                 //DC-DC ON/OFF Mode Set 7.5V
  Write Command(0xA0);
                                 //Segment Remap
  Write Command(0xC0);
                                 //Set COM Output Scan Direction
  Write Command(0xDA);
                                 //Set COM Pins Hardware Configuration
  Write Command(0x12);
  Write Command(0x81);
                                 //Contrast control
  Write Command(CONTRAST);
  Write Command(0xD9);
                                 //Set pre-charge period
  Write Command(0x22);
  Write Command(0xDB);
                                 //VCOM deselect level mode
  Write Command(0x40);
  Write Command(0xA4);
                                 //Set Entire Display On/Off
  Write Command(0xA6);
                                 //Set Normal Display
  ClearRAM();
  Write Command(0xAF);
                                 //Set Display On
```


■ SCHEMATIC EXAMPLE


♦8080 Series Interface Application Circuit(With Internal Charge Pump):



- 1. The VCOMH capacitor is recommended to use tantalum capacitor to reduce noise.
- 2. The capacitor and the resistor value are recommended value. Select appropriate value against module application.
- 3. The VDD VBAT should be connected to external power supply.


♦8080 Series Interface Application Circuit(With External Charge Pump):






- 1. The VCOMH capacitor is recommended to use tantalum capacitor to reduce noise.
- 2. The capacitor and the resistor value are recommended value. Select appropriate value against module application.
- 3. The VDD VCC should be connected to external power supply.


◆4-SPI Serial Interface Application Circuit(With Internal Charge Pump):



- 1. The VCOMH capacitor is recommended to use tantalum capacitor to reduce noise.
- 2. The capacitor and the resistor value are recommended value. Select appropriate value against module application.
- 3. The VDD VBAT should be connected to external power supply.


◆4-SPI Serial Interface Application Circuit(With External Charge Pump):






- 1. The VCOMH capacitor is recommended to use tantalum capacitor to reduce noise.
- 2. The capacitor and the resistor value are recommended value. Select appropriate value against module application.
- 3. The VDD VCC should be connected to external power supply.

♦ IIC Interface Application Circuit (External Charge Pump):



- 1. The VCOMH capacitor is recommended to use tantalum capacitor to reduce noise.
- 2. The capacitor and the resistor value are recommended value. Select appropriate value against module application.
- 3. The VDD VCC should be connected to external power supply.

◆ IIC Interface Application Circuit (Internal Charge Pump):



- 1. The VCOMH capacitor is recommended to use tantalum capacitor to reduce noise.
- 2. The capacitor and the resistor value are recommended value. Select appropriate value against module application.
- 3. The VDD VBAT should be connected to external power supply.

■ RELIABILITY TESTS

	Item	Condition	Criterion		
High Te	emperature Storage (HTS)	80±2°C, 200 hours	 After testing, the function test is ok. After testing, no addition to the defect. After testing, the change of luminance should be within +/- 50% of initial value. 		
High Ter	nperature Operating (HTO)	70±2°C, 96 hours			
Low Te	emperature Storage (LTS)	-30±2°C, 200 hours	4. After testing, the change for the mono and area color must be within (+/-0.02, +/-		
Low Ten	nperature Operating (LTO)	-20±2°€, 96 hours	0.02) and for the full color it must be within (+/-0.04, +/-0.04) of initial value based on		
High Tempe	erature / High Humidity Storage (HTHHS)	50±3℃, 90%±3%RH, 120 hours	1931 CIE coordinates. 5. After testing, the change of total current consumption should be		
Thermal S	hock (Non-operation) (TS)	-20±2°C ~ 25°C ~ 70±2°C (30min) (5min) (30min) 10cycles	within +/- 50% of initial value.		
Vibration (Packing)	10~55~10Hz,amplitu de 1.5mm, 1 hour for each direction x, y, z	1. One box for each test.			
Drop (Packing)	Height: 1 m, each time for 6 sides, 3 edges, 1 angle	2. No addition to the cosmetic	and the electrical defects.		
ESD (finished product housing)	±4kV (R: 330Ω C: 150pF , 10times, air discharge)	 After testing, cosmetic and electrical defects should not happen. In case of malfunction or defect caused by ESD damage, it would be judged as a good part if it would be recovered to normal state after resetting. 			

Note: 1) For each reliability test, the sample quantity is 3, and only for one test item.

- 2) The HTHHS test is requested the Pure Water(Resistance>10M Ω).
- 3) The test should be done after 2 hours of recovery time in normal environment.


■ OUTGOING QUALITY CONTROL SPECIFICATION

♦Standard

According to GB/T2828.1-2003/ISO 2859-1: 1999 and ANSI/ASQC Z1.4-1993, General Inspection Level II.

◆Definition

- 1 Major defect: The defect that greatly affect the usability of product.
- 2 Minor defect: The other defects, such as cosmetic defects, etc.
- 3 Definition of inspection zone:



Zone A: Active Area


Zone B: Viewing Area except Zone A

Zone C: Outside Viewing Area

Note: As a general rule, visual defects in Zone C are permissible, when it is no trouble of quality and assembly to customer's product.

◆Inspection Methods

1 The general inspection: under 20W x 2 or 40W fluorescent light, about 30cm viewing distance, within 45° viewing angle, under 25±5°C.



2 The luminance and color coordinate inspection: By PR705 or BM-7 or the equal equipments, in the dark room, under 25±5°C.

♦Inspection Criteria

1 Major defect : AQL= 0.65

Item	Criterion						
E .: D.C.	1. No display or abnormal display is not accepted						
Function Defect	2. Open or short is not accepted.						
	3. Power consumption exceeding the spec is not accepted.						
Outline Dimension	Outline dimension exceeding the spec is not accepted.						
Glass Crack	Glass crack tends to enlarge is not accepted.						

2 Minor Defect : AQL= 1.5

Item		Criterion							
	Size ((mm)	Accepted Q	ty					
Spot			Area A + Area B	Area C					
Defect (dimming		$\Phi \leq 0.07$	Ignored						
and	(************************************	$0.07 < \Phi \le 0.10$	3						
lighting	X	0.10<Φ≦0.15	1	Ignored					
spot)	 	0.15<Φ	0						
	Note: $\Phi = (x + y) /$	2							
Line	L (Length): mm	W (Width): mm	Area A + Area B	Area C					
Defect	/	W ≤ 0.02	Ignored						
(dimming and	L ≦ 3.0	$0.02 < W \le 0.03$	2						
lighting	L≦2.0	$0.03 < W \le 0.05$	1	Ignored					
line)	/	0.05 <w< td=""><td>As spot defect</td><td></td></w<>	As spot defect						
Polarizer Stain		wiped off lightly with , otherwise, according							
	1. If scratch can be seen during operation, according to the criterions of the Spot Defect and the Line Defect.								
	2. If scratch can be seen only under non-operation or some special angle, the criterion is as below:								
Polarizer	L (Length): mm	w (Width) : mm	Area A + Area B	Area C					
Scratch	/ L (Length) . Hilli	$W \le 0.02$	Ignore	7 H Ca C					
	3.0 <l≦5.0< td=""><td>$0.02 < W \le 0.04$</td><td>2</td><td colspan="2" rowspan="3">Ignore</td></l≦5.0<>	$0.02 < W \le 0.04$	2	Ignore					
	L≦3.0	$0.04 < W \le 0.06$	1						
	/	0.06 <w< td=""><td>0</td></w<>	0						
	Si		Area A + Area B	Area C					
		Φ≤0.20	Ignored						
Polarizer Air Bubble	(0.20<Φ≦0.30	2						
All Duooic	X	$0.30 < \Phi \le 0.50$	1	Ignored					
	 	0.50<Ф	0						

	1. On the corner
Glass Defect (Glass Chiped)	2. On the bonding edge
	3. On the other edges
TCP Defect	Crack, deep fold and deep pressure mark on the TCP are not accepted
Pixel Size	The tolerance of display pixel dimension should be within ±20% of the spec
Luminance	Refer to the spec or the reference sample
Color	Refer to the spec or the reference sample

■ CAUTIONS IN USING OLED MODULE

◆Precautions For Handling OLED Module:

- 1. OLED module consists of glass and polarizer. Pay attention to the following items when handling:
 - i. Avoid drop from high, avoid excessive impact and pressure.
 - ii. Do not touch, push or rub the exposed polarizers with anything harder than an HB pencil lead.
 - iii. If the surface becomes dirty, breathe on the surface and gently wipe it off with a soft dry cloth. If it is terrible dirty, moisten the soft cloth with Isopropyl alcohol or Ethyl alcohol. Other solvents may damage the polarizer. Especially water, Ketone and Aromatic solvents.
 - iv. Wipe off saliva or water drops immediately, contact the polarizer with water over a long period of time may cause deformation.
 - v. Please keep the temperature within specified range for use and storage. Polarization degradation, bubble generation or polarizer peeling-off may occur with high temperature and high humidity.
 - vi. Condensation on the surface and the terminals due to cold or anything will damage, stain or dirty the polarizer, so make it clean as the way of iii.
- 2. Do not attempt to disassemble or process the OLED Module.
- 3. Make sure the TCP or the FPC of the Module is free of twisting, warping and distortion, do not pull or bend them forcefully, especially the soldering pins. On the other side, the SLIT part of the TCP is made to bend in the necessary case.
- 4. When assembling the module into other equipment, give the glass enough space to avoid excessive pressure on the glass, especially the glass cover which is much more fragile.
- 5. Be sure to keep the air pressure under 120 kPa, otherwise the glass cover is to be cracked.
- 6. Be careful to prevent damage by static electricity:
 - i. Be sure to ground the body when handling the OLED Modules.
 - ii. All machines and tools required for assembling, such as soldering irons, must be properly grounded.
 - iii. Do not assemble and do no other work under dry conditions to reduce the amount of static electricity generated. A relative humidity of 50%-60% is recommended.
 - iv. Peel off the protective film slowly to avoid the amount of static electricity generated.
 - v. Avoid to touch the circuit, the soldering pins and the IC on the Module by the body.
 - vi. Be sure to use anti-static package.
- 7. Contamination on terminals can cause an electrochemical reaction and corrade the terminal circuit, so make it clean anytime.
- 8. All terminals should be open, do not attach any conductor or semiconductor on the terminals.
- 9. When the logic circuit power is off, do not apply the input signals.
- 10. Power on sequence: $V_{DD} \rightarrow V_{CC}$, and power off sequence: $V_{CC} \rightarrow V_{DD}$.
- 11. Be sure to keep temperature, humidity and voltage within the ranges of the spec, otherwise shorten Module's life time, even make it damaged.
- 12. Be sure to drive the OLED Module following the Specification and datasheet of IC controller, otherwise something wrong may be seen.
- 13. When displaying images, keep them rolling, and avoid one fixed image displaying more

than 30 seconds, otherwise the residue image is to be seen. This is the speciality of OLED.

◆Precautions For Soldering OLED Module:

1. Soldering temperature : $260^{\circ}\text{C} \pm 10^{\circ}\text{C}$.

2. Soldering time: 3-4 sec.

3. Repeating time: no more than 3 times.

4. If soldering flux is used, be sure to remove any remaining flux after finishing soldering operation. (This does not apply in the case of a non-halogen type of flux.) It is recommended to protect the surface with a cover during soldering to prevent any damage due to flux spatters.

♦ Precautions For Storing OLED Module:

- 1. Be sure to store the OLED Module in the vacuum bag with dessicant.
- 2. If the Module can not be used up in 1 month after the bag being opened, make sure to seal the Module in the vacuum bag with dessicant again.
- 3. Store the Module in a dark place, do not expose to sunlight or fluorescent light.
- 4. The polarizer surface should not touch any other objects. It is recommended to store the Module in the shipping container.
- 5. It is recommended to keep the temperature between 0° C and 30° C, the relative humidity not over 60° .

♦ Limited Warranty

Unless relevant quality agreements signed with customer and law enforcement, for a period of 12 months from date of production, all products (except automotive products) TRULY will replace or repair any of its OLED modules which are found to be functional defect when inspected in accordance with TRULY OLED acceptance standards (copies available upon request). Cosmetic/visual defects must be returned to TRULY within 90 days of shipment. Confirmation of such date should be based on freight documents. The warranty liability of TRULY is limited to repair and/or replacement on the terms above. TRULY will not be responsible for any subsequent or consequential events.

◆Return OLED Module Under Warranty:

- 1. No warranty in the case that the precautions are disregarded.
- 2. Module repairs will be invoiced to the customer upon mutual agreement. Modules must be returned with sufficient description of the failures or defects.

♦PRIOR CONSULT MATTER

- 1. For TRULY standard products, we keep the right to change material, process ... for improving the product property without any notice on our customer.
- 2. If you have special requirement about reliability condition, please let us know before you start the test on our samples.